Read This! | Picolisp | Picolisp Machine | Pil Sources | Linux | BASH | C-Programmming | Javascipt | Python | Scheme | Operating Systems | AssemblyLanguage | Computer Security | Firewalls | Exploitation | Social Engineering | Metasploit | Emacs | vim | Pharo Smalltalk | Databases | Networking | Machine Learning | Git | Machine Learning | Algorithms

Notes on the Intel CPU Cache Architecture & Attacks

Caches on Intel CPU lecture @ media.ccc.de
Imagine a 4-core CPU, it usually has two caches per core which are private to the core and we have a Last Level Cache (LLC) which is divided into slices by how many cores you have.

cpu-cache

Let us consider three instructions:
  1. mov: accesses data in the main memory and from registers to registers
  2. clflush: removes cache line from the cache
  3. prefetch: prefetches cache line for future use
Data can reside in:

Flush and Reload - Cache Attack

Shared-Libray-Step-1

Shared-Libray-Step-2

Shared-Libray-Step-3

Prime & Probe - Cache Attack

prime-probe-1

prime-probe-2

prime-probe-3

Establish a Covert Channel

You need two apps on a phone for example. The apps will use the shared cache using the above to send info between the apps.

http://thevikidtruth.com/5000/?intelcpuarchitecture

15jun17   admin